Here, we investigate the effects of thermal boundary resistance (TBR) and temperature-dependent thermal conductivity on the thermal resistance of GaN/substrate stacks. A combination of parameters such as substrates {diamond, silicon carbide, silicon, and sapphire}, thermal boundary resistance {10-60 m 2 K/GW}, heat source lengths {10 nm-20 lm}, and power dissipation levels {1-8 W} are studied by using technology computer-aided design (TCAD) software Synopsys. Among diamond, silicon carbide, silicon, and sapphire substrates, the diamond provides the lowest thermal resistance due to its superior thermal conductivity. We report that due to non-zero thermal boundary resistance and localized heating in GaN-based high electron mobility transistors, an optimum separation between the heat source and substrate exists. For high power (i.e., 8 W) heat dissipation on high thermal conductive substrates (i.e., diamond), the optimum separation between the heat source and substrate becomes submicron thick (i.e., 500 nm), which reduces the hotspot temperature as much as 50 C compared to conventional multi-micron thick case (i.e., 4 lm). This is attributed to the thermal conductivity drop in GaN near the heat source. Improving the TBR between GaN and diamond increases temperature reduction by our further approach. Overall, we provide thermal management design guidelines for GaN-based devices. Published by AIP Publishing.
but also degraded thermal performance associated with the high thermal boundary resistance (TBR). 3 Device thermal resistance, defined as the maximum temperature increase in the device divided by the power dissipation of the device, is dominated by the TBR. Recent works have traced up to 50% of the device thermal resistance back to TBR. 4 As device lifetime has an exponential dependence on the temperature, 5, 6 such high power GaN-devices (e.g., 40 W/mm) 7 are thermally limited. 8 Conventional approaches addressing this thermal limitation include switching to high thermal conductivity substrates (such as SiC 9 and diamond 10, 11 ) and TBRengineering. 12 Alternatives such as utilizing lattice-matched free-standing GaN substrate which provides low-dislocation density and reduces TBR are also under investigation to enhance electrical and thermal performance of GaN-based devices. More challenging and expensive but effective approaches include convection cooling by flowing liquid and/ or vapor through microchannels or nanoporous structures. 13 In this work, through technology computer-aided design TCAD Synopsys, 14 we investigate the effects of substrates {diamond, silicon carbide, silicon, and sapphire}, thermal boundary resistance {10-60 m 2 K/GW}, heat source lengths {10 nm-20 lm}, and power dissipation levels {1-8 W} on the thermal resistance of GaN/substrate stacks. With respect to available literature, 15, 16 we include detailed TBR and temperature-dependent thermal conductivity analysis, which points towards an optimum separation between the heat source and the substrate for an improved thermal management.
The physical model 17 used to calculate the lattice temperature (T) in the TCAD software is described by the equation, Àr Á ðjrTÞ ¼ S, where j is the thermal conductivity and S is the heat source density. For thermally resistive boundary conditions, jn Á rT ¼
is imposed, wheren denotes a unit vector in the outer normal direction, T ext is the external temperature, and R th is the external thermal resistance. For an ideal case, where the external thermal resistance is zero, T ¼ T ext is imposed. Similarly, TBR is treated as a resistive boundary condition at the interface between materials 1 and 2, using the equation,S L;2 ¼S L;1 ¼
whereS L;1 andS L;2 are the heat flux density leaving materials 1 and 2, respectively, and R TB is the TBR.
The schematic of the simulated device structure is shown in Fig. 1 device. However, thermally less significant components such as the source and drain contacts, and the AlGaN layers are excluded for simplicity. 18 The simulated device has a two-layer structure composed of a thickness varying GaN layer on top of a 300-lm-thick substrate. The length and width of the device are fixed to 20 lm and 1 mm, respectively. The substrate is heatsinked ideally, which is kept at 300 K. To make a fair comparison between various substrates, a constant heat flux is supplied through the heat sources (instead of keeping the heat source to a fixed temperature). Throughout this work, unless otherwise specified, 1 W of power is dissipated through GaN on Si, SiC, and diamond substrates. For the GaN-on-sapphire device, however, 0.3 W of power is dissipated to prevent the unrealistic rise in temperature (above 800 K) in the device. Every other face of the device (except the top surface) is taken as adiabatic.
The thermal boundary resistance between GaN and substrates, and temperature-dependent thermal conductivities of GaN and substrates are included in our simulations (Table I) . Recent experimental works report differing TBR values from sample to sample 19 and as a function of temperature. 20 However, no TBR model yet exists matching the experimental data. Hence, in an effort to represent a wide TBR range, we employed various TBR values {10 to 60 m 2 K/GW} in our studies (Table I) . Figure 1 shows the thermal resistance across GaN/Si as a function of GaN layer thickness (t GaN ) {from 0.05 to 4 lm}, various heat source lengths (L HEAT ) {0.01, 0.1, 1, 5, 10, and 20 lm}, and TBR {20 and 40 m 2 K/GW}. We have plotted only the Si substrate in Fig. 1 ; however, all substrate choices lead to the same representative behavior. Figure 1 suggests that regardless of the heat source length and GaN layer thickness, thermal resistance increases with increasing TBR. This shows that device thermal resistance can be minimized by reducing the TBR. In addition, by observing the thermal resistance-GaN layer thickness curve for L HEAT ¼ 20 lm case, we see that when the heat source length is comparable to the device length, reducing the GaN layer thickness is helpful in minimizing the thermal resistance. However, as the heat source length decreases (e.g., 0.01 lm), the thermal resistance no longer decreases monotonously with GaN layer thickness, but rather it has a minimum. Another way to express this observation is that if the heat source length is relatively small, shrinking the GaN layer thickness beyond a certain point could lead to a significant increase in the device's thermal resistance.
The existence of a thermal resistance minimum depends strongly on the heat source length and the TBR. For instance, when L HEAT ¼ 10 lm, thermal resistance-GaN layer thickness curve does not have a minimum when TBR ¼ 20 m 2 K/GW, whereas it does when TBR ¼ 40 m 2 K/GW. As the heat source length gets smaller (L HEAT 10 lm), minima exist even with small TBRs. When the hotspot is localized, the GaN layer acts as a buffer layer for the heat flux to spread out before going through the highly resistive GaN/substrate interface. If the GaN layer is too thin, the concentrated heat flux coming out from the heat source passes through the interface directly without spreading. This causes the region right under the heat source to heat up significantly, which leads to a high thermal resistance. On the other hand, if the GaN layer is too thick, the thermal resistance originating from the thermal conductivity of the GaN layer increases and also causes the thermal resistance to increase. Figure 2 shows the thermal resistance of GaN/substrate devices as a function of the GaN layer thickness (see the supplementary material). Here, we investigate the effects of the GaN layer thickness on the thermal resistance with varying TBR on different substrates. The heat source length is fixed to 0.01 lm in the rest of the simulations to represent the hotspot of an operating GaN HEMT. 21 Similarly, for every GaN/substrate combination, the thermal resistance increases with increasing TBR. Due to the sheer thickness of the substrate, the overall thermal resistance of the device is observed to be dominated by the substrate's thermal conductivity. The symbols on each curve indicate the minimum thermal resistance points. These points show that with increasing TBR, the optimum separation between the heat source and the substrate increases. Figure 3 plots the minimum thermal resistance as a function of optimal GaN layer thickness for different substrates and different TBR values. For comparison, the thermal resistance calculation results are plotted using both temperature-independent (closed symbols) and temperature- Figure 3 shows that when the temperature-dependent thermal conductivity is used, compared to when the temperature-independent thermal conductivity is used, the minimum thermal resistance of all devices increases. Concurrently, for a given TBR of each substrate, the optimum thickness for the minimum thermal resistance is reduced, and the amount of reduction in the optimum thickness increases as we switch to less thermally conductive substrates. This is primarily attributed to the reduction in thermal conductivity of the GaN layer under elevated temperatures. Since the heat source is located at the top of the device, the thermal conductivity reduction is most substantial in the GaN layer right beneath the heat source. Because of this reduction, the effective heat source length is larger than the actual heat source length. As shown in the analysis of Fig. 1 , this heat source length extension causes the optimal GaN layer thickness to decrease.
For instance, Fig. 3 results show that, in the case of the optimized GaN-on-diamond stacks with TBR ¼ 10 m 2 K/GW, the thermal conductivity near the hotspot drops from 160 W/mÁK down to $140.5 W/mÁK, which is approximately a 12% reduction, whereas, in the case of GaN-on-sapphire stacks with TBR ¼ 10 m 2 K/GW, GaN thermal conductivity near the hotspot plummets 45%, from 160 W/mÁK to $85.5 W/mÁK.
To quantify the impact of minimizing thermal resistance through GaN layer thickness optimization, the amount of hotspot temperature reduction achieved through a diamond substrate device with an optimized GaN layer thickness compared to a device with a reference thickness (i.e., t GaN ¼ 4 lm) is plotted under various power dissipation levels (from 1 to 8 W) in Fig. 4 . We have limited the dissipated power to 8 W not to exceed hotspot temperature of 800 K for GaN material stability. 8 As seen in Fig. 4 , the temperature reduction increases with dissipated power for all TBR values and is maximized when TBR is smallest (i.e., TBR ¼ 10 m 2 K/GW). Optimizing the GaN layer thickness has more effect when the TBR is smaller due to the thermal conductivity reduction in GaN and substrate material under elevated temperatures. It is important to note that judging by the steeper slope of the curves for smaller TBRs, setting equally distanced t GaN points as the reference for each case, would result in the same conclusion. Overall, our work shows that temperature reduction with thickness optimization becomes more prominent as the FIG. 3 . Minimum thermal resistance for the temperature-independent (filled symbols) and temperature-dependent (open symbols) thermal conductivity cases are plotted. 0.3 W of the dissipated power was applied to the GaN/sapphire stack, and 1 W of the dissipated power was applied to the rest to limit hotspot GaN temperature below 800 K. dissipated power increases as well as it is critical to minimize TBR. Additionally, from the analysis of Fig. 3 , we recognize that the optimal GaN layer thickness shrinks as the dissipated power increases and the TBR decreases. For GaN-on-diamond stack (with a heat source length of 10 nm), the optimal GaN layer thickness, under dissipated power level of 8 W and GaNdiamond TBR of 10 m 2 K/GW, is around 500 nm. In conclusion, we have studied via TCAD Sentaurus the effects of heat source length, GaN layer thickness, substrate choice, TBR, and dissipated power on the thermal resistance and hotspot temperature of GaN/substrate stacks. The GaN/ substrate thermal resistance is shown to have minima when the heat source is localized and a non-zero TBR exists at the GaN/ substrate interface. The GaN layer thickness is optimal when it is thick enough to prevent heat crowding and thin enough to keep the thermal resistance small. The temperature-dependent conductivity is shown to be critical in the thermal studies of GaN/substrate stacks. The temperature rise in the GaN layer causes the GaN thermal conductivity to drop (e.g., for optimized GaN-on-sapphire stack with TBR ¼ 10 m 2 K/GW and 0.3 W of dissipated power, the drop was from 160 W/mÁK to $85.5 W/mÁK) and increases the effective size of the heat source. This increase leads to an optimal GaN layer thickness that is smaller than the value predicted using the temperatureindependent thermal conductivity. The high dissipated power through GaN/diamond stacks shows that the effect of GaN layer thickness optimization becomes more significant as the dissipated power increases and TBR decreases. As the dissipated power increases to 8 W, the optimal GaN layer thickness decreases to 500 nm (for TBR ¼ 10 m 2 K/GW), and by optimization, the heat source temperature can be reduced 50 C. Overall, pushing the GaN HEMTs towards higher power levels (>40 W/mm) requires engineering of novel architectures composed of submicron-thick GaN layers on high thermal conductivity substrates (e.g., diamond) with a low TBR.
See supplementary material for separate figures of each substrates in Fig. 2 , and for comparison of 2-D and 3-D simulations. Figure S1 shows thermal resistance dependence on GaN layer thickness for GaN on (a) diamond, (b) SiC, (c) Si, and (d) sapphire stacks. For each material, six TBRs (10, 20, 30, 40, 50 , and 60 m 2 K/GW) were included and the arrow directions indicate increasing TBR. Dissipated power of 1 W is applied to diamond, SiC, and Si substrate devices, whereas, that of 0.3 W is applied to the GaN on sapphire stack to avoid unrealistic temperature increase in GaN. Notice that the range of optimal GaN layer thickness gets narrower as we switch to less thermally conductive substrates (diamond → SiC → Si → sapphire). For instance, optimal GaN layer thickness difference between TBR = 10 m 2 K/GW and TBR = 60 m 2 K/GW for GaN / diamond device is approximately 2 μm whereas, the difference is less than 0.4 μm for GaN / sapphire device. This indicates that the effect of optimizing the GaN layer thickness is smaller when most of the device's thermal resistance is dominated by the 300-μm-thick substrate. 
Supplementary Simulation Results Discussion

Supplementary 3-D & 2-D Simulation Comparison Discussion
Although the device structure investigated in this work has a thickness, length, and width, since there is no structural variation to the width direction, the simulation domain can be considered 2-D. The width of 1 mm was assigned for simplicity so that the units typically used for power levels of RF power amplifiers, Watts per millimeter (W/mm) could be calculated easily. However, as heat can flow in three dimensions in real devices, the validity and accuracy of 2-D simulation results needs investigating. Here we show simulation results of a 3-D structure to prove the validity and accuracy (within few percent) of 2-D device simulation. Figure S2 shows (a) the 3-D device structure, (b) temperature profile along the surface under the heat source in the z-axis direction, (c) temperature profile from the center (2-D and 3-D) and edge of the heat source to the heat sink in the y-axis direction, and (d) maximum temperature dependence on GaN layer thickness.
The structure is composed of a thickness varying GaN layer on top of a 300-μm-thick diamond substrate with a TBR = 10 m 2 K/GW at the interface. The device width is 150 μm and heat source width is 100 μm allowing z-direction heat flow. Total dissipated power is set to 0.1 W so that the dissipated power density is identical to the 2-D case (i.e. 1 W/mm). Figure S2b shows the temperature profile in the z-axis direction. The GaN layer thickness is 1 μm. The maximum temperature is at the center of the device (z = 0, marked as square) and as we move towards the edge of the heat source (z = ±50, marked as triangles), the temperature reduces due to the heat flow in the z-direction towards the region where there is no heat source on top. Figure S2c shows the temperature profile of the 3-D structure in the y-direction at the center (red straight line) and edge (red dashed line) of the heat source. The temperature drop at y = 1 is due to the TBR at the interface. The curves terminate at different points due to meshing difference, but the trend should be similar as it gets closer to the surface. This graph also shows that the maximum temperature at the surface (right under the heat source edge) is lower than that at the center due to the 3-D nature of the heat flow. Also, the temperature profile from the 2-D simulation is plotted together (blue straight line) for comparison. The 2-D simulation tends to overestimate the temperature but the overall trend appears similar to the results of the 3-D simulation. Figure S2d shows the maximum temperature dependence on GaN layer thickness for 2-D and 3-D structures. The absolute temperature difference between the 2-D case and 3-D case is approximately 5 K throughout the entire GaN layer thickness range. Also, the optimal GaN layer thickness difference between the two cases is less than 0.05 μm showing that 2-D simulation results can be efficiently used to find the optimal GaN thickness of 3-D devices. 
